



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/713,830	11/15/2000	Toshiharu Furukawa	BUR9-2000-0029-US1	1095

7590

06/18/2003

IBM Corporation
Intellectual Property Law, 972E
1000 River Street
Essex Junction, VT 05452

EXAMINER

QUINTO, KEVIN V

ART UNIT

PAPER NUMBER

2826

DATE MAILED: 06/18/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/713,830

Applicant(s)

FURUKAWA ET AL.

Examiner

Kevin Quinto

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 March 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 10,12-43 and 45-47 is/are pending in the application.
- 4a) Of the above claim(s) 22-43 is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 10,12-21 and 45-47 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

ANTHONY J. FLYNN
SENIOR PATENT EXAMINER
TECHNOLOGY CENTER 2800

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ 6) ☐ Other: _____

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claims 10, 12-21, and 45-47 have been considered but are moot in view of the new ground(s) of rejection.

Claim Objections

2. Claim 45 is objected to because of the following informalities: the term "upper lower portion" appears to be typographical error. Appropriate correction is required.
3. The examiner believes that the term "upper lower portion" is actually ***upper portion*** and has thus interpreted it in this manner.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
5. Claims 10, 12-21, and 45-47 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
6. The term "approximately equal" in claims 20 and 46 is a relative term which renders the claim indefinite. The term "approximately equal" is not defined by the claim, the specification does not provide a standard for ascertaining the requisite degree, and

Art Unit: 2826

one of ordinary skill in the art would not be reasonably apprised of the scope of the invention.

7. The examiner is unable to determine how small the difference has to be between the lateral offset distance of the upper and lower portions of the gate and the lateral offset distance of the two diffusions in the substrate in order to be considered "approximately equal."

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

9. Claims 10, 12, 16, 19, and 20 are rejected under 35 U.S.C. 102(e) as being anticipated by Long et al. (USPN 6,306,710 B1).

10. So far as understood in claim 20, Long et al. (USPN 6,306,710 B1, hereinafter referred to as the "Long" reference) discloses a similar device. Figure 15 of Long illustrates a FET with a gate comprising a first conductive material (labeled 230 in figure 13) and a second conductive material (labeled 286 in figure 14). The first conductive material (230) is polysilicon (column 4, lines 51-54) while the second conductive material (286) is a silicide (column 8, line 62); therefore they are different. The second

Art Unit: 2826

conductive material (286) extends beyond the first conductive material (230) by a given distance. There is a first diffusion region (242) which is self-aligned to the first conductive material (230). There is a second diffusion region (252) which is defined by the second conductive material (286). The first diffusion (242) and the second diffusion region (252) are laterally offset by a distance approximately equal to the given distance. There is a spacer (262) along the sidewalls of the second conductive material (286). A third implant (labeled 272 in figure 13) is defined by the spacer.

11. So far as understood in claim 10, the first conductive material (230) is on a gate dielectric (labeled 202 in figure 13) on a substrate (204).

12. So far as understood in claims 12 and 16, the first conductive material comprises a first semiconductor material which is polysilicon (column 4, lines 51-54).

13. In reference to claim 19, the second conductive material comprises a silicide (column 8, line 62).

Claim Rejections - 35 USC § 103

14. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

15. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al. (USPN 6,306,710 B1) in view of Sagnes (USPN 5,998,289).

Art Unit: 2826

16. So far as understood in claim 13, Long does not disclose the use of germanium as a material in the gate electrode. However the use of germanium as a gate electrode is well known in the art. Sagnes (USPN 5,998,289) discloses that using germanium in the gate electrode provides the benefit of compatibility with both n and p type transistors which leads to a more efficient fabrication process (column 1, lines 26-32). It would therefore be obvious to utilize germanium in the gate electrode of Long in order to attain this benefit.

17. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al. (USPN 6,306,710 B1) in view of Naruse et al. (USPN 5,356,821).

18. So far as understood in claim 14, Long does not disclose the use of a germanium compound ($\text{Ge}_x\text{Si}_{1-x}$ with $0.5 < x < 1.0$) as a material in the gate electrode. However the use of a germanium compound ($\text{Ge}_x\text{Si}_{1-x}$) as a gate electrode is well known in the art. Naruse et al. (USPN 5,356,821, hereinafter referred to as the "Naruse" reference) discloses that using a germanium compound ($\text{Si}_{1-x}\text{Ge}_x$) in the gate electrode provides the benefit of lower resistance (column 7, lines 18-29). Naruse discloses an example where $x = 0.52$ (column 7, lines 18-21); thus meeting the limitation where $0.5 < x < 1.0$. Naruse also discloses that as germanium content increases, the resistance decreases (column 7, lines 22-25). It would therefore be obvious to utilize a germanium compound ($\text{Ge}_x\text{Si}_{1-x}$ where $0.5 < x < 1.0$) in the gate electrode of Long in order to attain the benefit of lower resistance.

19. Claim 15 is rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al. (USPN 6,306,710 B1) in view of Price et al. (USPN 4,570,328).

Art Unit: 2826

20. So far as understood in claim 15, Long does not disclose the use of polysilicon as the second conductive material in the gate electrode. However the use of polysilicon as material in a gate electrode is well known in the art. Price et al. (USPN 4,570,328, hereinafter referred to as the "Price" reference) discloses that using polysilicon in the gate electrode provides the benefit of compatibility with the high temperature processes which take place after the electrode and interconnect fabrication (column 1, lines 19-34). It would therefore be obvious to utilize polysilicon as the second conductive material in the gate electrode of Long in order to attain this benefit.

21. Claims 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al. (USPN 6,306,710 B1) in view of Rodder (USPN 6,087,248).

22. So far as understood in claims 17 and 18, Long does not disclose the use of a refractory metal as the second conductive material in the gate electrode. However the use of a refractory metal as material in a gate electrode is well known in the art. Rodder (USPN 6,087,248) discloses that using a refractory metal such as tungsten in the gate electrode provides the benefit of being able to withstand the later high temperature processes (column 4, lines 32-38). It would therefore be obvious to utilize a refractory metal, such as tungsten, as the second conductive material in the gate electrode of Long in order to attain this benefit.

23. Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al. (USPN 6,306,710 B1) in view of Lin et al. (USPN 6,124,177).

24. So far as understood in claim 21, Long does not disclose the use of an air gap behind the spacer along a notched sidewall of the gate. However the use of an air gap

Art Unit: 2826

in conjunction with a gate is well known in the art. Lin et al. (USPN 6,124,177, hereinafter referred to as the "Lin" reference) discloses that an air gap used in conjunction with the gate allows for a reduction in the Miller capacitance (column 6, lines 39-40). This leads to the benefit of a reduced gate delay (column 2, lines 23-32). In view of this advantage disclosed by Lin, it would therefore be obvious to use an air gap in conjunction with the gate electrode of Long.

25. Claims 45-47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Long et al. (USPN 6,306,710 B1) in view of Lin et al. (USPN 6,124,177).

26. So far as understood in claim 46, Long (USPN 6,306,710 B1) discloses a similar device. Figure 15 of Long illustrates a FET with a gate comprising a lower portion (labeled 230 in figure 13) with first sidewalls and an upper portion (labeled 286 in figure 14) with second sidewalls. The first and second sidewalls are laterally offset. There are spacers (262) disposed on the second sidewalls. There is a first implant (242) disposed in the substrate (204) and aligned with the first sidewalls. There is a second implant (252) disposed in the substrate (204) and aligned with the second sidewalls. The first implant (242) and the second implant (252) are offset by a distance approximately equal to the lateral offset of the first and second sidewalls. Long does not disclose the use of an air gap along the second sidewalls of the gate and behind the spacers. However the use of an air gap in conjunction with a gate is well known in the art. Lin et al. (USPN 6,124,177, hereinafter referred to as the "Lin" reference) discloses a device (in figure 8) which uses an air gap behind the spacers along the lower portion of the gate. Lin discloses that an air gap used in conjunction with the gate allows for a reduction in the

Art Unit: 2826

Miller capacitance (column 6, lines 39-40). This leads to the benefit of a reduced gate delay (column 2, lines 23-32). In view of this advantage disclosed by Lin, it would therefore be obvious to use an air gap along the second sidewalls of the gate and behind the spacers of the FET in Long.

27. So far as understood in claim 45, the upper portion (286) of the gate extends beyond the lower portion (230) to provide a T-shaped gate.

28. So far as understood in claim 47, there is a third implant (labeled 272 in figure 13) disposed in the substrate (204) and aligned to the spacers (262).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin Quinto whose telephone number is (703) 306-5688. The examiner can normally be reached on M-F 8AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (703) 308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

KVQ
June 13, 2003